Cadence Low-Power Solution Selected for Global Unichip's PowerMagic Low-Power Design Methodology
* Reuters is not responsible for the content in this press release.
SAN JOSE, CA, Aug 17 (MARKET WIRE) --
Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global
electronic design innovation, today announced that Global Unichip
Corporation (GUC) has integrated the CPF-based Cadence Low-Power
Solution into its PowerMagic(TM) methodology to optimize the design of
its customers' complex low-power ASIC implementations in advanced
technology.
GUC was able to develop a complete end-to-end low power ASIC flow,
including dynamic voltage frequency scaling (DVFS) techniques, by
integrating the Cadence(R) Low-Power Solution, including Cadence
Encounter(R) RTL Compiler, Encounter Digital Implementation System and
Encounter Conformal(R) Low Power, together with its proprietary in-house
tools, into the PowerMagic methodology for design, verification, and
implementation. These techniques are keys to enabling multiple power
domains of variable voltages on a single chip and reducing voltage to
circuits when peak performance is not required.
"Our designers benchmarked the capabilities of the Cadence Low-Power
Solution by optimizing a 65-nanometer, 10-million-gate low power design
while correctly implementing more than ten power domains and over 50 power
modes," said C.C. Hsieh, vice president of Design Service at GUC. "Cadence
low power solutions worked well in GUC's integrated PowerMagic
methodology, which effectively resolved low power implementation and
verification issues that puzzled ASIC designers in a complex low power
design project."
The Cadence Low-Power Solution provides a complete methodology for
design-to-signoff that begins with early design planning and includes
front-end design, synthesis and physical implementation. It enables
consistency and convergence through power estimation and analysis at every
step. Alongside the implementation flow, comprehensive power verification
is performed by leveraging static, dynamic and formal power verification
techniques in a closed-loop verification methodology. This fully
integrated, highly automated, power-aware solution is backed by
industry-leading services capabilities and the industry's largest
power-focused industry alliances -- the Power Forward Initiative and Si2's
Low Power Coalition.
"By implementing the Cadence Low-Power Solution in its PowerMagic
methodology for low-power design, GUC has delivered a tremendous
productivity and quality boost to its design teams intent on providing
superior low-power circuits to its customers," said Chi-Ping Hsu, senior
vice president of digital implementation research and development at
Cadence. "The combination should provide tremendous value to GUC's
customers."
About Cadence
Cadence enables global electronic design innovation and plays an essential
role in the creation of today's integrated circuits and electronics.
Customers use Cadence software and hardware, methodologies, and services
to design and verify advanced semiconductors, consumer electronics,
networking and telecommunications equipment, and computer systems. The
company is headquartered in San Jose, Calif., with sales offices, design
centers, and research facilities around the world to serve the global
electronics industry. More information about the company, its products,
and services is available at www.cadence.com.
About GUC
Global Unichip Corp. (GUC), a dedicated full service SoC (System On Chip)
Design Foundry based in Taiwan, was founded in 1998. GUC is now publicly
traded on the Taiwan Stock Exchange under the symbol 3443 with 2008
revenue of 295MUSD. GUC provides total solutions from silicon-proven IPs
to complex time-to-market SoC turnkey services. GUC is committed to
providing the most advanced and the best price-performance silicon
solutions through close partnership with TSMC, GUC's major shareholder,
and other key packaging and testing power houses. With state of the art
EDA tools, advanced methodologies, and experienced technical team, GUC
ensures the highest quality and lowest risks to achieve first silicon
success. GUC has established a global customer base throughout Greater
China, Japan, Korea, North America, and Europe. Its track-record in
complex SoC designs has brought benefits to customers in time to revenue
at the lowest risk. For more information about GUC please see
http://www.globalunichip.com.
Cadence, the Cadence logo, Encounter, and Conformal are registered
trademarks of Cadence Design Systems, Inc. in the United States and other
countries. All other trademarks are the property of their respective
owners.
For more information, please contact:
Dan Holden
Cadence Design Systems, Inc.
(408) 944-7457
holden@cadence.com
Copyright 2009, Market Wire, All rights reserved.
-0-
Comments (0)
This discussion is now closed. We welcome comments on our articles for a limited period after their publication.


Follow Reuters