Press Release | Wed Feb 13, 2013 12:05am EST

Multi-output, 1.65-GHz Clock Buffer and Divider Delivers Low Jitter to Optimize Noise Performance in Ultra-high-speed Data Converters

* Reuters is not responsible for the content in this press release.